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Abstract—Recent advances in integrated photonics enable
the implementation of reconfigurable, high-bandwidth, and low
energy-per-bit interconnects in next-generation data centers. We
propose and evaluate an Optically Connected Memory (OCM)
architecture that disaggregates the main memory from the
computation nodes in data centers. OCM is based on micro-ring
resonators (MRRs), and it does not require any modification to
the DRAM memory modules. We calculate energy consumption
from real photonic devices and integrate them into a system
simulator to evaluate performance. Our results show that (1)
OCM is capable of interconnecting four DDR4 memory channels
to a computing node using two fibers with 1.07 pJ energy-
per-bit consumption and (2) OCM performs up to 5.5× faster
than a disaggregated memory with 40G PCIe NIC connectors to
computing nodes.
Index Terms—disaggregated computing, disaggregated mem-
ory, photonics, data-centers, DRAM, memory systems
I. INTRODUCTION
S caling and maintaining conventional memory systems inmodern data centers is challenging for three fundamen-
tal reasons. First, the dynamic memory capacity demand is
difficult to predict in the short, medium, and long term. As
a result, memory capacity is usually over-provisioned [23],
[25], [36], [43], [49], which wastes resources and energy.
Second, workloads are limited to using the memory available
in the local server (even though other servers might have
unused memory), which could cause memory-intensive work-
loads to slow down. Third, memory maintenance might cause
availability issues [39]; in case a memory module fails, all
running applications on the node may have to be interrupted to
replace the faulty module. A promising solution to overcome
these issues is to disaggregate the main memory from the
computing cores [35]. As depicted in Figure 1, the key idea
is to organize and cluster the memory resources such that
they are individually addressable and accessible from any
processor in the data center [14]. Memory disaggregation
provides flexibility in memory allocation, improved utilization
of the memory resources, lower maintenance costs, and lower
energy consumption in the data center [44].
Disaggregating memory and processors remains a challenge,
although the disaggregation of some resources (e.g., storage)
is common in production data centers [33]. Electrical inter-
connections in rack-distances do not fulfill the low latency
and high bandwidth requirements of modern DRAM modules.
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Fig. 1. Disaggregation concept for data centers.
The primary limitation of an electrical interconnect is that it
constrains the memory bus to onboard distance [54] because
the electrical wire’s signal integrity loss increases at higher
frequencies. This loss dramatically reduces the Signal-to-Noise
Ratio (SNR) when distances are large. An optical interconnect
is more appealing than an electrical interconnect for memory
disaggregation due to three properties: its (1) high bandwidth
density significantly reduces the number of IO lanes, (2) power
consumption and crosstalk do not increase with distance, and
(3) propagation loss is low. Silicon Photonic (SiP) devices are
likely suitable for disaggregation, delivering ≥ Gbps range
bandwidth, as well as efficient and versatile switching [].
The goal of this work is to pave the way for designing
high-performance optical memory channels (i.e., the optical
equivalent of an electrical memory channel) that enable main
memory disaggregation in data centers. Our work provides an
optical link design for DDR DRAM memory disaggregation,
and it defines its physical characteristics, i.e., i) number
of Micro-Ring Resonator (MRR) devices, ii) bandwidth per
wavelength, iii) energy-per-bit, and iv) area. We evaluate the
performance (see Section IV-A) and energy consumption (see
Section IV-B) of a system with disaggregated commodity DDR
DRAM modules.
We make three key contributions: (1) we propose the
Optically Connected Memory (OCM) architecture for mem-
ory disaggregation in data centers based on state-of-the-art
photonic devices, (2) we perform the first evaluation of the
energy-per-bit consumption of a SiP link using the bandwidth
requirements of current DDR DRAM standards, and (3) we
model and evaluate OCM in a system-level simulator and
show that it performs up to 5.5x faster than a 40G NIC-based
disaggregated memory.
1
ar
X
iv
:2
00
8.
10
80
2v
1 
 [c
s.A
R]
  2
5 A
ug
 20
20
II. MOTIVATION
Photonics is very appealing for memory disaggregation
because: (1) the integration (monolithic and hybrid) between
electronics and optics has already been demonstrated [3],
which allows the design and fabrication of highly-integrated
and complex optical subsystems on a chip, and (2) optical
links offer better scaling in terms of bandwidth, energy, and
IO compared to electrical links; e.g., optical switches (o-SW)
show better port count scaling [52]).
New electrical interfaces, such as GenZ, CCIX, and Open-
CAPI, can disaggregate a wide range of resources (e.g., mem-
ory, accelerators) [13]. Optical devices can enable scalable
rack-distance, and energy-efficient interconnects for these new
interfaces, as demonstrated by a previous work that disaggre-
gates the PCIe interface with silicon photonics [62]. Our OCM
proposal extends the memory interface with optical devices
and does not require substantial modifications to it, e.g., the
memory controllers remain on the compute nodes.
Figure 2 shows the IO requirements in the memory con-
troller for electrical [37], and optical interconnects to achieve a
specific aggregated bandwidth. We define IO as the number of
required electrical wires or optical fibers in the interconnects.
We use, for both electrical and optical interconnects, 260-
pin DDR4-3200 DRAM modules with 204.8 Gbps maximum
bandwidth per memory channel. We make two observations.
First, the required number of optical IOs (left y-axis) is up to
three orders of magnitude smaller than the electrical IOs be-
cause an optical fiber can contain many virtual channels using
Wavelength Division Multiplexing (WDM) [8], [17]. Second,
a single optical IO achieves up to 800 Gbps based on our
evaluation, requiring 2 IOs for bidirectional communication
(see Section IV-B). An optical architecture could reach the
required throughput for a 4 memory channel system using
only 2 IOs (two fibers) and for a 32-channel system with only
10 IOs.
Fig. 2. Required electrical and optical IO counts (lower is better) for
sustaining different amounts of aggregated bandwidth.
III. OCM: OPTICALLY CONNECTED MEMORY
To overcome the electrical limitations that can potentially
impede memory disaggregation, we introduce an OCM that
does not require modifications in the commonly-used DDR
DRAM protocol. OCM places commodity DRAM Dual Inline
Memory Modules (DIMMs) at rack-distance from the proces-
sor, and it sustains multiple memory channels by using differ-
ent wavelengths for data transmission. OCM uses conventional
DIMMs and memory controllers, electro-optical devices, and
optical fibers to connect the computing cores to the memory
modules. Our work explores the idea of direct point-to-point
optical interconnects for memory disaggregation and extends
prior works [5], [18], to reduce the latency overhead caused
by additional protocols such as remote direct memory access
(RDMA) and PCIe [61]. OCM is versatile and scales with
the increasing number of wavelengths per memory channel
expected from future photonic systems [26].
A. Architecture Overview
Figure 3a shows the main components of the OCM architec-
ture configured with state-of-the-art photonic devices and DDR
memories. OCM uses N optical memory channels, each one
consisting of X memory modules (DIMM 1 to X) operating
in lockstep. OCM uses two key mechanisms to take advantage
of the high aggregated bandwidth of the optical domain while
minimizing the electrical-optical-electrical conversion latency
overhead. First, it implements an optical memory channel
with multiple wavelengths that can support multiple DIMMs
in a memory channel. Second, it achieves high throughput
by increasing the cache line size and splitting it across all
the DIMMs in a memory channel. For example, if OCM
splits a single cache line between two DIMMs, it halves the
bus latency (i.e., data burst duration tBL), compared to a
conventional DDR memory.
In our evaluation (Section IV), we use two DDR channels
operating in lockstep to get a cache line of 128 bytes with
similar latency as a cache line of 64 bytes in a single DDR
channel (Section III-B). OCM benefits from the use of a wide
Xn-bit interface, where X is the number of DIMMs, and n
is the width in bits of a DIMM bus. OCM transfers depend
on the serialization capabilities of the SiP transceiver. The
serialization/deserialization latency increases with the number
of DIMMs in lockstep. Notice that, a commercial SERDES
link (e.g., [29]) supports serialization up to 256B (i.e., four
64B cache lines). As shown in Figure 3a, on the CPU side,
there is a Master controller, and on the memory side, there
are N Endpoint controllers that respond to CPU requests.
Both controllers have a structure called SiP Transceiver,
and Figure 3b shows a difference in the organization of
the SiP transceivers per controller. Figure 3c shows the SiP
transceivers present in the Transmitter (TX) and Receiver
(RX) lanes in both Master and Endpoint controllers. A TX
lane consists of a serializer (SER) and Modulator (MOD)
for transmitting data. An RX lane contains a Demodulator
(DEMOD), a Clock and Data Recovery (CDR) block, and a
Deserializer (DES) for receiving data. Both TX and RX lanes
connect with a Xn-bit (e.g., X=2 and n=64 in our evaluation)
bus to the Endpoint controller, which forms the bridge between
the lanes and the DRAM module.
B. Timing Model
OCM transfers a cache line as a serialized packet com-
posed of smaller units called flits, whose number depends
on the serialization capabilities of the SiP transceiver. Figure
4 presents the timing diagram of the OCM Read (RD) and
Write (WR) operations. For reference, a conventional DDR
DRAM memory channel uses 64B cache lines; a data bus
transfers each line as 8B data blocks in 8 consecutive cycles,
and the 1B Command (CMD) and 3B Address (ADDR) use
separate dedicated buses. In OCM, as depicted in Figure 4,
the cache line is transferred in AB-GH flits. We show OCM
timing with a flit size that doubles the width of the memory
channel data bus, and is the reason for dividing the cache
2
Fig. 3. Optically Connected Memory organization: optical memory channels for disaggregation of the main memory system.
line between DIMMs 1 and 2 to perform parallel access and
decrease latency. OCM splits a single cache line between
two DIMMs, which halves the bus latency (i.e., tBL [1]),
compared to conventional DDR DRAM memory.
For the RD operation, data A and B are read from different
DIMMs to compose a flit (AB). Flit AB serialization and
transmission occur after the Master controller receives the
CMD/ADDR flit. For the WR operation, the Master controller
sends the flit containing data blocks AB immediately after
the CMD/ADDR flit. After Endpoint deserialization, DIMM
1 stores A, and DIMM 2 stores B. For example, OCM with a
commercial Hybrid Memory Cube (HMC) serializer [29] and
128B cache line size, transfers 2 × (4 × 16B of data) with 1
× 4B CMD/ADDR initiator message (or extra flit).
Compared to conventional electrical DDR memory, OCM
adds serialization and optical packet transport latency to the
overall memory access time (see Section IV). The DIMM
interface can support the latency overhead that is imposed by
our optical layer integration. In our evaluation, we consider
both optimistic and worst-case scenarios. Past experimental
works [5] show that the overhead is low in the order of a
few nanoseconds, requiring no modification to the memory
controller. However, if there is high latency imposed by
the optical layer, the signaling interface from the memory
controller needs to be adapted. Equation 1 shows the OCM
latency model Tlat, which is defined as the sum of the DIMM
controller latency Tcontr, DIMM WR/RD latency Tmem(A|B)
(latency is equal for both DIMMs), serialization/deserialization
latency Tserdes, modulation/demodulation latencies Tmod and
Tdemod, distance propagation latency penalty Tdist, and system
initialization time (e.g., Clock Data Recovery (CDR) latency,
modulator resonance locking [42]) Tsetup.
Tlat(t) =Tsetup + Tcontr + Tmem(A|B)(t) + Tserdes
+ Tmod + Tdemod + Tdist
(1)
Tsetup equals zero because it has no impact on the system once
it is configured [5]. In the optical and millimeter wavelength
bands, Tmod and Tdemod are in the order of ps [8], due to the
small footprint of ring modulators (tens of micrometers) and
the high dielectric constant of silicon.
C. Operation
Figure 3a illustrates the five stages of a memory transaction.
Stage 1 : the processor generates a Read/Write (RD/WR)
memory request. In the photonic domain, a laser source
generates light in λ1,2,...,K wavelengths simultaneously [9].
Stage 2 : the data from the processor is serialized (SER) onto
the Master Controller’s TX lane, and the generated electrical
pulses p1,2,...,m(t) drive the cascaded array of Micro-Ring
Resonators (MRRs) for modulation (MOD), represented
as rainbow rings. We use non-return-to-zero on-off keying
Fig. 4. OCM timing diagram for Read (top) and Write (bottom) requests.
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(NRZ-OOK) that represents logical ones and zeros imprinted
on the envelope of light [8].
Stage 3 : the optical signal is transmitted through an optical
fiber. At the end of the fiber, the combined optical WDM
channels are coupled into an optical receiver.
Stage 4 : first, in the RX lane of an Endpoint, the
WDM Demodulator (DEMOD) demultiplexes the optical
wavelengths using m MRRs. Each MRR works as an optical
band-pass filter to select a single optical channel from
λ1,2,...m. Second, these separated channels are then fed
to DEMOD’s integrated photo-detectors (PD) followed by
transimpedance amplifiers (TIA). Together the PD and TIA
convert and amplify the optical signal to electrical pulses
p′1,2,...,m(t) suitable for sampling. Third, the data is sampled,
deserialized (DES), and sent to the memory controller.
Stage 5 : the processor accesses memory with the DDR
protocol using a RD or WR command and a memory address.
For a RD command, the Endpoint TX transmits to the
processor a cacheline with the wavelengths λ1,...,m (similar
to Stages 1 to 4). For a WR command, the data received
from the processor is stored in memory.
D. Enabling Reconfigurability
OCM supports reconfigurability by placing an o-SW be-
tween the Endpoints and the Master controller, similar to
previous work [5]. OCM uses optical switching to connect
or disconnect a master controller from an endpoint. Switching
can happen (1) in the setup phase, which is the first time
that the system is connected before starting execution, or (2)
before executing a workload, to adapt the amount of assigned
memory to the requirements of the workload.
As depicted in Figure 5, an optical switch has multiple
ports, through which a set of N processors can be connected
to a configurable set of M OCMs, where N and M depend on
the aggregated bandwidth of the SiP links. In Section IV, we
evaluate OCM with a single CPU, and assume that the setup
phase is already completed.
Fig. 5. Reconfigurable OCM with optical switches (o-SW).
E. High Aggregated Bandwidth
OCM uses WDM [8], [17] to optimize bandwidth utiliza-
tion. WDM splits data transmission into multiple colors of
light (i.e., wavelengths, λs).
To modulate data into lightwaves, we use Micro-Ring
Resonator (MRR) electro-optical modulators, which behave
as narrowband resonators that select and modulate a single
wavelength. We use MRRs because they have a small hardware
footprint and low power consumption [9], and they are tailored
to work in the communications C-band (1530-1565 nm). For
more detail on photonic devices, please see [7], [26], [53].
OCM achieves high aggregated bandwidth by using mul-
tiple optical wavelengths λ1,2,...,K (see laser in Figure 3a)
via WDM in a single link. The K wavelengths are evenly
distributed among the controllers, where the TX/RX lanes of
a single DDR memory channel have the same number (m) of
optical wavelengths (λ1,2,...,m, see Figure 3c). All wavelengths
have the same bit rate br, and the aggregated bandwidth for N
memory channels is BWaggr = br ×m ×N . Assuming that
BWaggr is higher than the required bandwidth for a single
memory channel BWmc, then BWaggr = BWmc × N . The
total number of MRRs is 2×2×2×N×m because each TX or
RX lane requires m MRRs. OCM has two unidirectional links;
each link needs both TX and RX lanes, and these lanes are
located in both Endpoint controllers and Master controllers.
IV. EVALUATION
To evaluate system-level performance, we implement OCM
architecture in the ZSIM simulator [51]. To evaluate the
interconnection between processor and memory as a point-
to-point SiP link, we use PhoenixSim [50] with parameters
extracted from state-of-the-art optical devices [6], [8], [46].
The SiP link energy-per-bit modeling allows us to find: (1)
the required number of optical wavelengths (λ), and (2) the
bit rate per λ. Table I lists OCM optical devices and their main
characteristics used in our simulation model.
TABLE I
OPTICAL AND ELECTRICAL MODELS FOR OCM SIP LINK DEVICES
Parameter Design Criteria Details Ref.
Optical power 20 dBm Max. aggregated
Center wavelength 1.55 µm
Laser 30% Laser wall-plug efficiency [22]
Waveguide loss 5 dB/cm fabrication roughness [27]
0.02 dB/bend waveguide bend loss
Coupler loss 1 dB off-chip coupler [24]
Modulator Q = 6500 Ring resonator Q factor [46]
ER = 10 dB MRR extinction rate
65 fF Junction capacitance
-5 V Maximum drive voltage
1 mW Thermal-tuning
power/ring
[7]
Mod. mux and re-
ceiver demux
MRR power penal-
ties
Crosstalk model [8]
Photodetector 1 A/W Current per o-power [55]
Modulator driver 28 nm Semicond. tech. for OOK-
WDM
[46]
SERDES power
model
28 nm Semicond. tech. [46]
Digital receiver 28 nm Semicond. tech. for OOK-
NRZ
[46]
Element positioning 100 µm Modulator padding
Table II shows the configuration of our baseline system (a
server processor), the two DDR4 memory configurations used
in our evaluation (MemConf1 and MemConf2), the latencies
of an OCM disaggregated system, and the latencies of a
disaggregated system using 40G PCIe NICs. MemConf1 has 4
DDR4 memory channels as in conventional server processors,
and MemConf2 has a single DDR4 memory channel, and an
in-package DRAM cache on the processor side. The goal of
the DRAM cache is to reduce the optical disaggregation over-
head [61], which can have a significant performance impact
in memory-bound applications. Our DRAM cache resembles
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the Banshee DRAM cache [60] that tracks the contents of
the DRAM cache using TLBs and page table entries, and
replaces pages with a frequency-based predictor mechanism.
We configure our DRAM cache to have the same operation
latency as commodity DDR4 memory.
TABLE II
BASELINE PROCESSOR, MEMORY, OCM, AND NIC.
Baseline
Processor 3 GHz, 8 cores, 128B cache lines
Cache 32KB L1(D+I), 256KB L2, 8MB L3
MemConf1 Mem 4 channels, 2 DIMMs/channel, DDR4-2400 [1]
MemConf2
Mem 1 channel, 2 DIMMs/channel, DDR4-2400
DRAM cache 4GB stacked, 4-way, 4K pages, FBR [60], DDR4-2400
OCM
SERDES latency: 10/150/340 cycles
Fiber latency: 30/60/90 cycles (2/4/6 meters roundtrip)
NIC 40G PCIe [41] latency: 1050 cycles
We calculate the SERDES link latency values for the
upcoming years. We estimate the minimum at 10 cycles,
which assumes 3.2 ns serialization/deserialization latency [32].
We use 340 cycles (113ns) maximum latency reported in a
previously demonstrated optical interconnection system [47].
We simulate rack distances of 2m, 4m, and 6m with a 5 ns/m
latency [2], which translates into 30, 60, and 90 cycles latency
in our system.
For the 40G NIC-based system configuration, we evaluate a
scenario using a PCIe Network Interface Card (NIC) latency
of 1050 cycles (350 ns) [2] (a realistic NIC-through-PCIe
latency is in the order of microseconds [41]). We evaluate
the system-level performance of OCM with applications from
four benchmark suites: (1) SPEC06 [30] using Pinpoints
(warmup of 100 million instructions, and detailed region of 30
million instructions), (2) PARSEC [16] with native inputs, (3)
SPLASH2 [15] with simlarge inputs, (4) SPEC17 [21] speed
with reference inputs, and (5) GAP graph benchmarks [11]
executing 100 billion instructions with the Web graph input,
and 30 billion instructions with the Urand graph input. The
Urand input has very poor locality between graph vertices
compared to the Web input. Table III lists the SPEC benchmark
mixes we use in our multiprogrammed workload evaluation.
Table IV summarizes the measured memory footprint values
for all the benchmarks used in our evaluation.
A. System-level Evaluation
Multiprogrammed Evaluation. Figure 6 shows the slowdown
of OCM and 40G NIC-based disaggregated memory systems
with MemConf1, compared to a non-disaggregated MemConf1
baseline, for three mixes of SPEC06 benchmarks (Table III).
TABLE III
EVALUATED SPEC06 & SPEC17 BENCHMARK MIXES.
SP
E
C
06
mix1 soplex 1, h264, gobmk 3, milc, zeusm, bwaves, gcc 1, omnetpp
mix2 soplex 1, milc,povray, gobmk 2, gobmk 3, bwaves, calculix, bzip2 2
mix3 namd, gromacs, gamess 1, mcf, lbm, h264 2, hmmer, xalancbmk
SP
E
C
17
mix1 exchange2, cactus, gcc 2, imagick, fotonik3d, xalancbmk, xz 2, lbm
mix2 gcc 1, nab, lbm, leela, mcf, xz 1, sroms, omnetpp
mix3 xalancbmk, nab, cactus, mcf, imagick, xz 1, fotonik3d, deepjeng
TABLE IV
MEASURED MEMORY FOOTPRINTS.
SPEC06 [30] MIX1: 2.2 GB, MIX2: 3.1 GB, MIX3: 2.4 GB
SPEC17 [21] MIX1: 19.9 GB, MIX2: 36.4 GB, MIX3: 34.7 GB.
PARSEC [16] canneal: 716.7 MB, streamcluster: 112.5 MB, ferret: 91.9 MB,
raytrace: 1.3 GB, fluidanimate: 672 MB
SPLASH [15] radix: 1.1 GB, fft: 768.8 MB, cholesky: 44.2 MB,
ocean ncp: 26.9 GB, ocean cp: 891.8 MB.
GAP [11] Urand graph: 18 GB, Web graph: 15.5 GB
Notice that a system with disaggregated main memory is ex-
pected to perform worse than the non-disaggregated baseline,
because of the extra latency introduced by the interconnects
(see Eq. 1).
We make two observations. First, the 40G NIC-based sys-
tem is significantly slower than our OCM system, even though
the Ethernet configuration we evaluate is very optimistic (350
ns average latency, equivalent to 1050 cycles in Table II).
OCM is up to 5.5× faster than 40G NIC for the minimum
SERDES latency, and 2.16× faster for the maximum SERDES
latency. Second, the results show the feasibility of low-latency
disaggregation with OCM as future SERDES optimizations
become available. OCM has an average slowdown (across all
rack-distances) of only 1.07× compared to the baseline with a
SERDES latency of 10 cycles, and 1.78× average slowdown
with a SERDES latency of 340 cycles.
Figure 7 shows the speedup of a disaggregated OCM system
(green bars) compared to a non-disaggregated baseline, both
configured with MemConf1. Figure 7 also shows the speedup
of OCM with MemConf2 (red bars), and the speedup of a
non-disaggregated system with MemConf2 (blue bars), both
compared to a MemConf2 baseline without a DRAM cache
and without disaggregation. OCM has a conservative SERDES
latency of 150 cycles, and a distance of 4m.
Figure 7 (left) shows the results for SPEC17 mixes (see
Table III). We make two observations. First, the average
slowdown of OCM without DRAM cache (green bars) is
Fig. 6. Slowdowns of OCM and 40G NIC-based disaggregated systems, compared to a non-disaggregated baseline with MemConf1, for three randomly-selected
mixes of SPEC06 benchmarks (lower is better).
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Fig. 7. OCM speedup results with 4m distance and a SERDES latency of 150 cycles (higher is better), compared to a disaggregated baseline, with or without
a DRAM cache. Left: Speedup for SPEC17. Right: Speedup for GAP [11] graph benchmarks.
17%, which is in the same order as the SPEC06 results
(Figure 6). Second, with a DRAM cache, the performance
of the OCM disaggregated system (red bars), and the non-
disaggregated system (blue bars) is very close, as the memory
intensity of these benchmarks is not very high. As expected,
the performance of the disaggregated system is always lower
than the non-disaggregated system.
Multithreaded Evaluation. Figure 7 (right) shows the results
for multithreaded graph applications. We make two obser-
vations. First, the maximum slowdown of OCM without a
DRAM cache (green bars) is up to 45% (pagerank (PR)),
which is in the same order as SPEC17 results, despite the
Web input having very high locality. The extra latency of
the OCM disaggregated system has a clear negative effect
on performance. Second, graph workloads dramatically benefit
from using a DRAM cache (red and blue bars), e.g., PR with
Urand input shows a speedup of 2.5× compared to the base-
line, which is 50% lower speedup than the non-disaggregated
scenario. We believe that the performance degradation of OCM
with DRAM cache is still reasonable. However, adding a
DRAM cache also brings new challenges that need further
investigation in a disaggregated setting, such as page replace-
ment mechanisms and caching granularity [31], [34], [38],
[40], [48], [58]–[60].
Figure 8 shows the slowdown of OCM compared to the
baseline, using MemConf1 with PARSEC and SPLASH2
benchmarks. We show results for the memory-bound bench-
marks only. We also test other compute-bound benchmarks
(not shown in the figure) that show less than 5% slowdown. We
make three observations. First, with the lower bound SERDES
latency (10 cycles) and lowest rack distance (2 m), applications
such as streamcluster, canneal and cholesky, experience an
average 3% speedup. This small improvement occurs as a
result of Tmem reduction (tBL related) due to splitting of a
cache line into two DIMMs. Second, the slowdowns increase
slightly as distance increases. Third, with large rack-distance
and maximum SERDES latency, the slowdown is significant.
The highest slowdown measured is 2.97× for streamcluster at
6m and 340 SERDES cycles; the average slowdown is 1.3×
for SPLASH2 and 1.4× for PARSEC.
We conclude that OCM is very promising because of its
reasonably low latency overhead (especially with the use of a
DRAM cache), and the flexibility of placing memory modules
at large distances with small slowdowns.
B. SiP Link Evaluation
We evaluate the energy and area consumption of the SiP
link to allow the system designer to make tradeoffs about
the use of SiP devices in the computing system. We consider
unidirectional SiP links using PhoenixSim [50] using the pa-
rameters shown in Table I. We estimate the minimum energy-
per-bit consumption and the required number of MRRs for
our model, given an aggregated optical bandwidth equivalent
to the bandwidth required by DDR4-2400 DRAM memory.
A single DDR-2400 module requires 153.7 Gbps band-
width [1]. 4 memory channels, with 2 DIMMs per channel in
lockstep, require ∼615 Gbps/link. OCM’s maximum feasible
bandwidth (while remaining CMOS compatible) is 802 Gbps
using the parameters in Table I. More advanced modulation
formats, such as PAM4 [53], can be used to achieve higher ag-
gregated bandwidth. Figure 9 shows the energy-per-bit results
(y-axis), and the aggregated bandwidth. The aggregated link
bandwidth is the multiplication of the number of λ (bottom
x-axis values), and the aggregated bitrate (top x-axis values),
i.e., a higher number of λs implies a lower bitrate per λ. We
consider three feasible and efficient MRR sizes in our model:
156.4 (green), 183.5 (orange), and 218.4 µm2 (blue).
In OCM with 615 Gbps links, the minimum energy con-
sumption overhead compared to the electrical memory system
is 1.07 pJ/bit for 35 optical wavelengths (λ) per link, each λ
operating at 17.57 Gbps. In OCM with 802 Gbps links, the
minimum energy consumption is 1.57 pJ/bit for 39 λs per link,
each λ operating at 20.56 Gbps.
We make three observations from Figure 9. First, as in
electrical systems, it is expected that a higher bandwidth per
link increases the link energy-per-bit consumption. However,
the optical energy-per-bit is lower compared to electrical
systems. For reference, the energy-per-bit of a DDR4-2667
DRAM module is 39 pJ [45]; thus, the energy-per-bit caused
by an additional SiP link in the memory subsystem is less than
5%. Second, there is a non-smooth behavior on the energy-per-
bit curves due to the energy consumption model of the optical
receiver, which depends on the data rate. In our model, we
set the photodetector current to a minimum value. As the data
rate increases, the received signal becomes less distinguishable
from noise. Our model forces the photocurrent to step into
a new minimum value to avoid this, causing the repeated
decrease and increase of the energy-per-bit values [9]. For both
SiP links, the 183.5 µm2 rings consume the lowest energy. The
estimated area overhead is 51.4E-3 mm2 with 2 × 615 Gbps
links, and 57.3E-3 mm2 with 2× 802 Gbps links. In our case
study of 4 DDR4 memory channels, OCM uses fewer physical
interconnects (optical fibers) than 40G PCIe NIC links (copper
cables). In other words, to achieve the required aggregated link
bandwidth, we require 2 optical fibers with OCM or 30 copper
cables with 40G PCIe NICs.
We conclude that a bidirectional SiP link, formed by two
6
Fig. 8. OCM slowdown compared to the baseline for PARSEC and SPLASH2 benchmarks (lower is better).
Fig. 9. SiP link energy-per-bit. Left: at 615 Gbps bandwidth, Right: at 802 Gbps bandwidth.
unidirectional links using current SiP devices, can fit the
bandwidth requirements of commodity DDR4 DRAM mod-
ules. OCM incurs a low energy overhead of only 10.7%
compared to a non-disaggregated DDR4 DRAM memory (the
energy consumption of current DDR4 DRAM technology is
∼ 10pJ/bit [53]).
V. RELATED WORK
To our knowledge, this is the first work to propose an
optical point-to-point disaggregated main memory system for
modern DDR memories that (1) evaluates a SiP link with state-
of-the-art optical devices, (2) demonstrates that OCM incurs
only 10.7% energy overhead compared to a non-disaggregated
DDR4 DRAM memory, and (3) quantifies the performance
implications of the proposed optical links at the system level
on commonly-used application workloads.
Brunina et al. [19], [20] introduce the concept of optically
connected memory in a mesh topology connected with optical
switches. Both works propose point-to-point direct access to
the DRAM modules using Mach Zender modulators. These
works motivate our study in optically connected memory.
Brunina et al. [18] also experimentally demonstrate that mi-
croring modulators can be used for optically connecting DDR2
memory. Our work builds on [18] to design the microring
modulators used in our SiP links. There are several recent
works [8], [9], [53] that propose analytical models of the
microring used in our SiP links. Anderson et al. [5] extend the
work of Brunina et al. [18]–[20] to experimentally demonstrate
the optical switches using FPGAs for accessing memory.
These prior works [5], [18]–[20] are all experimental
demonstrations to show photonic capabilities. In contrast, our
work addresses three important questions prior work does not:
(1) How many optical devices (i.e., MRRs) do we need for
current DDR technology? (Section IV-B), (2) What is the
energy and area impact on the system? (Section IV-B), and (3)
How does the processor interact with a disaggregated memory
subsystem? (Section IV-A).
Some other works, such as [56], [62], point out, without
evaluation, that existing disaggregation protocols (i.e., PCIe
and Ethernet) could lead to high-performance loss. Our work
uses system-level simulation to measure the performance
overhead of such protocols. We propose to alleviate the
optical serialization overhead by using the DDR protocol
(Section III-A). As photonic integration improves, we believe
that the optical point-to-point links will become the main
candidate for interconnecting disaggregated memory. With our
PhoenixSim [50] model, we explore the design of SiP links
based on DDR requirements. Our proposal can be used to
improve existing PCIe+photonics works, such as [57].
Yan et al. [57] propose a PCIe Switch and Interface Card
(SIC) to replace Network Interface Cards (NIC) for disaggre-
gation. SIC is composed of commercial optical devices and is
capable of interconnecting server blades in disaggregated data
centers. The evaluated SIC shows a total roundtrip latency up
to 426 ns. In contrast, the scope of our work is point-to-point
DDR DRAM disaggregation without PCIe or other additional
protocols.
Other related prior works (1) explore silicon photonics
integration with a many-core chip in an optical network-
on-chip design [10], (2) propose the design of a DRAM
chip with photonic inter-bank communication [12], (3) present
an optoelectronic chip for communication in disaggregated
systems with 4-λ and an energy consumption of 3.4 pJ/bit [4],
(4) evaluate a memory disaggregation architecture with optical
switches focusing on re-allocation mechanisms [61], (5) ana-
lyze the cost viability of optical memory disaggregation [2],
and (6) evaluate memory disaggregation using software mech-
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anisms with high latency penalties in the order of µs [28].
Unlike [2], [4], [12], [28], [61], our work evaluates i) system
performance with real applications, ii) the design of the SiP
link for DDR DRAM requirements, and iii) SiP link energy
for a disaggregated memory system.
VI. CONCLUSIONS
We propose and evaluate Optically Connected Memory
(OCM), a new optical architecture for disaggregated main
memory systems, compatible with current DDR DRAM tech-
nology. OCM uses a Silicon Photonics (SiP) platform that
enables memory disaggregation with low energy-per-bit over-
head. Our evaluation shows that, for the bandwidth required by
current DDR standards, OCM has significantly better energy
efficiency than conventional electrical NIC-based communi-
cation systems, and it incurs a low energy overhead of only
10.7% compared to DDR DRAM memory. Using system-level
simulation to evaluate our OCM model on real applications,
we find that OCM performs 5.5 times faster than a 40G NIC-
based disaggregated memory. We conclude that OCM is a
promising step towards future data centers with disaggregated
main memory.
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